

SN5440, SN54LS40, SN54S40 SN7440, SN74LS40, SN74S40 DUAL 4-INPUT POSITIVE-NAND BUFFERS

SDLS108 – APRIL 1985 – REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain two independent 4-input NAND buffer gates.

The SN5440, SN54LS40, and SN54S40 are characterized for operation over the full military temperature range of -55°C to 125°C . The SN7440, SN74LS40, and SN74S40 are characterized for operation from 0°C to 70°C .

FUNCTION TABLE (each gate)

| INPUTS | | | | OUTPUT |
|--------|---|---|---|--------|
| A | B | C | D | Y |
| H | H | H | H | L |
| L | X | X | X | H |
| X | L | X | X | H |
| X | X | L | X | H |
| X | X | X | L | H |


logic symbol†




†This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.


SN5440 . . . J PACKAGE
SN54LS40, SN54S40 . . . J OR W PACKAGE
SN7440 . . . N PACKAGE
SN74LS40, SN74S40 . . . D OR N PACKAGE
(TOP VIEW)



SN5440 . . . W PACKAGE
(TOP VIEW)




SN54LS40, SN54S40 . . . FK PACKAGE
(TOP VIEW)



NC - No internal connection

logic diagram



positive logic

$$Y = A \cdot B \cdot C \cdot D \text{ or } Y = \bar{A} + \bar{B} + \bar{C} + \bar{D}$$